Recent developments of new methods for simulating electric circuits are described. Emphasis is put on methods that fit existing datastructures for Backward Differentiation Formulae (BDF) methods. These methods can be modified to apply to hierarchically organized datastructures, which allows for efficient simulation of large designs of circuits in the electronics industry.
Introduction
Circuit simulation applies to electronic networks, in which electronic elements like resistors, capacitors, inductors, transistors and sources are connected into one big system. Similar networks one also encounters in other network systems through which a flow can be observed. One can think of a network of rivers and canals, or a network of a sewerage system, or of a blood circulation system. Even traffic flow can be studied by a network system. In fact a circuit simulator is well suited to analyse these other systems as well, because the properties of electronic elements can very well be used in defining properties of special sections in the other networks. A circuit simulator is also very often applied to so-called reduced order models of more refined models arising in other application areas. In analog circuit simulation a lot of different analyses can be applied such as DC or steady-state analysis, Transient Analysis, AC-analysis (linear frequency domain analysis, after linearization around a DC-solution), Noise Analysis, Harmonic Balance (non-linear frequency domain analysis for harmonic distortion analysis), Pole-Zero analysis (which requires a generalized eigenvalue analysis), mixed-signal analysis (for circuits with analog as wel as digital waveforms), and dedicated analyses for problems with waveforms in the Radio Freqency (RF) range (1-10 GHz): Periodic Steady-State (PSS) analysis, Periodic AC, Periodic Noise. Here we will focus on Transient Analysis, which is the analysis most heavily used. For this type of analysis most circuit simulators apply the well-known Backward Differentiation Formulae (BDF) integration method to the system of Differential-Algebraic Equations (DAE) that arises after applying the so-called Modified Nodal Analysis to the network description of the circuit. In the Sections 2 and 3 we will briefly describe the system of equations. Next, in Section 4, we recall some results that allow for determining the DAE-index by checking the topology of the network. In Section 5 we will pay attention to the hierarchical framework and its options to speed up analysis. The form of the DAE's does not elegantly meet the specifications of several standard implementations of algorithms for time integration (even for BDF). Also these methods do not comply with hierarchical datastructures where recursion could be exploited. Hence, applying these methods generally requires serious modification. The drawback is that the algorithms are not easily changed later on in order to study alternatives. Clearly, there is a big need to speed up transient simulations while maintaining or increasing the robustness of the methods. In the Section 6 and 7 some interesting developments can be recognized that will be addressed briefly, amongst them methods that have better stability properties than BDF, while also offering higher accuracy (Radau, MEBDF, Rosenbrock-Wanner). Section 8 gives requirements for, as well as first developments of, new methods that could be applied to advanced problems involving multi-rate, multi-tone, and/or mixed-signal and mixed-level aspects. The equations that govern the behaviour of an electronic circuit are formulated in terms of physical quantities along the branches and at the nodes of the network. A simple example is shown above, involving a current source j 1 , an inductor l 1 , two capacitors, c 1 and c 2 , and a resistor r 1 . The basic laws deal with the currents i k through the branches between the nodes 0, . . ., 3, and the voltage differences over the branches:
Here a cutset is a set of elementary branches c that bridges two disjoint sub-networks L , R , such that L ∪ c ∪ R is the whole network. The KCL allows to set up (current) equations with voltages as unknowns, the KVL can be used the other way around. The laws can be formulated very compactly by introducing an incidence matrix, which is completely determined by the topology of the circuit. Assuming n nodes and b branches, the incidence matrix A ∈ Ê n×b is defined by a i j =    1 if branch j arrives at node i −1 if branch j departs from node i 0 if branch j is not incident at node i .
With this a direction of the branches is defined, but the actual choice is irrelevant. For the above example we may choose the form
Clearly, because all elements are two-nodal, i a i j = 0 and Rank(A) ≤ n − 1 (but for a proper circuit Rank(A) = n − 1). If we introduce the vector i b of branch currents, and the vector v b of branch voltages, as well as the vector v n of nodal voltages, the laws can be summarized as
• KVL: A T v n = v b .
Modified Nodal Analysis
In Nodal Analysis one assumes current-defined, voltage-controlled components with branch constitutive relations of the form i b =j(t, v b ) (resistors, current sources) or i b = d dtq (t, v b ) (capacitors) for the particular elements involved, which in vector form sum up to a linear combination and for which after applying the KCL and KVL equivalent properties of A yield
If we assume that Rank(A) = n−1, after grounding the k-th nodal voltage to v k , we can leave out the k-th row of A (which we denote byÂ) and we can formulate a system of equations inv n = v n −v k e k (in which we also leave out the k-th coordinate):
where e k ∈ Ê n is the k-th unit vector. With x :=v n , q(t, x) :=Âq(t,Â Tv n + v k A T e k ) and
which in general is a DAE, because some clusters of resistive branches may occur, which will be purely defined by algebraic equations. In practice, one also considers voltage-defined, current-controlled components with branch equations of the form
which can be used to describe voltage sources and inductors. To cover also these equations we
) T respectively, both of length b = b 1 + b 2 , in which b 1 corresponds to the already considered current-defined, voltage-controlled part and b 2 to the voltagedefined, current-controlled part. We will consider the i b 2 as additional unknowns and start from
[For simplicity we have omitted the v b 2 as variables at the right-hand sides]. After applying KCL and KVL 
and thus, after grounding,
which, after re-arranging everything to the right-hand side, again has the form (DAE)
Clearly, this can be written in a further standard form
which allows for applying several standard time integrators, but at the price of requiring second derivatives when solving non-linear systems. Of course, standard methods can also be easily applied to (1) after introducing q as additional unknown, but in most cases this doubles the number of unknowns. In practice, one formulates time integrators directly for DAE's of the form (1) [19] . Note that systems of this form also arise in studying dynamics in multibody systems. In the electronic circuit application one has to keep in mind that the unknown x contains all the nodal voltagesv n and (only) the currents of the voltage-defined, current-controlled elements, thus two different physical quantities, of which the last one, one may argue, was introduced by some artificial procedure that facilitated the modeling of the network. Hence, in practice, in convergence and accuracy criteria, one mostly restricts oneself to thev n .
Topological analysis
Well-posedness of the circuit equations cannot be established by considering each circuit branch in isolation. Rather, the topology, i.e. the way in which the branches are interconnected, plays an essential role. For an in-depth analysis, see [10] . As an example, consider the circuit shown at the left in 
. Observe that the current depends on the first derivative of the source term. This may lead to numerical problems; we typically have that the local discretization error made for i b is one order lower than the order of the time integration method [16] . This phenomenon is called order reduction. Another problem arises when v a (t) is not differentiable. v a (t) might be a block pulse coming from a digital part of the circuit, or it might be a white noise source. In these cases, the solution only exists in a generalized sense. To classify these cases the concept of DAE-index has been introduced. A DAE with DAE-index 0 is just an ordinary Ordinary Differential Equation. When the DAE-index equals m with m ≥ 1, derivatives up to order m − 1 of the input sources are needed to uniquely define the solution of the system of DAE. For the current example, the resulting system of DAEs has DAEindex 2 (for definitions and generalizations we refer to [6, 10, 16, 27] ). It is clear that one wants to avoid circuits that define DAEs with DAE-index greater than 1. Here topological analysis can be of help. Indeed, apart from detecting pathological configurations, topological analysis can be helpful in the simulation of correct circuits. A typical result, derived and discussed in [10, 19] , is
Theorem 1 Assume
• The circuit graph and the element characterizations are time independent.
• There are no cutsets of current sources.
• There are no loops of voltage sources
• All L-I cutsets do not contain current-controlled sources

• All V-C loops do not contain voltage-controlled sources
• All components are passive Then the system (1) has DAE-index m ≤ 1.
Hierarchical Simulation
In practice, electronic circuits (circuit 'model') are defined in a hierarchical way using sub-circuits (sub-model). This allows for re-use of very large, carefully designed sub-circuits from a modellibrary (for instance describing interconnect). But also the compact models for transistors easily fit in a hierarchical description. Thinking in sub-circuits allows to define, design and test local functionality and to use the result as a parameterized building block that is connected to a parent circuit by its terminal nodes (terminals). To capture full functionality the sub-circuit may have internal nodes. Of course, each sub-circuit may give rise to more sub-sub-circuits, etc. An example of a parent-circuit with two sub-circuits is shown in Figure 2 . Several circuit simulators generate a flat description to apply the analysis to. While integrating, special algebraic techniques are needed to solve the large intermediate linear systems efficiently. However, it is clear from the figure above, that the original description already offers inherent parallelism and that at each level the local systems may be quite moderate. There even may be repetition of sub-circuits (which occurs frequently in memory circuits). This is fully exploited by hierarchical simulators like HSIM [21] and Pstar [25] . To describe the hierarchical problem in more detail we split the unknowns x ( j ) in sub-circuit j in terminal (y ( j ) ) and internal (z ( j ) ) unknowns:
It is assumed that the equations for the internal unknowns,
for given y ( j ) (which is just elimination of the internal unknowns from the system). A simple example in which this assumption is violated is given by a sub-circuit consisting of one voltage source E, of which the internal unknown i E (current through E) is not determined by the terminal voltages only. In this case the introduction of a terminal current as additional unknown at the parent circuit level and lifting the equation for i E to the parent level solves the modelling problem (after which the i E is determined in an implicit way by the whole system). This can be generalized to sequences of currents of voltage-defined elements. For communication purposes between a parent and a sub-circuit we introduce an additional incidence matrix
Then: x parent = B j y ( j ) and y ( j ) = B T j x parent express the sub-circuit terminals y ( j ) in terms of x parent and the other way around. Now, assuming N parallel sub-circuits, the following system of equations results:
In this way, elimination of the internal unknowns at the sub-circuit levels gives way to a remaining system at the parent level that has as size the number of unknowns at this level. The resulting approach is a 'Frontal Solver'-like one. Note, that the internal unknowns at the sub-circuit level, z ( j ) , in general have to be found by solving a non-linear system of equations.
Another option is to write the whole system as a flat circuit problem in which all unknowns at all levels occur. All analyses give rise to non-linear systems in which expressions and matrices are linear combinations of parts with the time-derivatives and the remaining parts. Hence in the remainder of this section we will confine ourself to consider just a non-linear system of equations. The flat system to start from may be written as follows
, and B j = ∂f j /∂y ( j ) B T j . Here A and Z j are square matrices. Standard Newton-Raphson uses as Jacobian matrix
which has an arrow-like shape. Both algorithms can be covered by the general Algorithm 1.
Algorithm 1 General Non-linear Solver
Let x (0) and z ( j ) be given
The sub-circuit approach is similar to a hierarchical domain decomposition with 'overlap' (because of the terminals). Note that in the above algorithm the k-loop can be done in parallel. If K = S = 1 the algorithm is just Newton-Raphson for a flat problem. If K = ∞ and S = ∞ (iteration until convergence) this is the approach mentioned before: non-linear elimination of the internal unknowns z ( j ) . A variant that ensures quadratic convergence of the overall procedure can be found in [17] . In [4] an efficient linear solver is described that directly applies to a flat matrix Y after revealing its inherent arrow-like structure. In Pstar [25] each parent or sub-circuit is typically treated by looping over all its components, being simple elements (like capacitors, resistors, etc), or sub-circuits (implying recursion), or devices (the compact transistor models), or items like parameters (evaluate expression). [25] for all j = 0, . . . , J − 1 (Ordered Items Loop in a parent circuit) do if Item( j ) = Sub-circuit then Recursion else if Item( j ) = Device then 1
Algorithm 2 Pstar's Ordered Items Loop
Step 'Recursion' else if Item( j ) (t, x) . For basic, linear, 2-node elements between two nodes a and b the contributions C and G to C and G, respectively, can be compactly written as
Here R, C, L, J , E stand for resistor, capacitor, inductor, current source and voltage source, respectively. Furthermore q stands for the charge stored at a capacitor, and φ stands for the flux through an inductor. In the 3rd and 4th column, e = e a − e b andẽ = e c in which e a , e b , and e c are the unit vectors for v a n , v b n and i Element , respectively. Depending on actions being done before or after the recursions and passing data to or lifting data from a sub-circuit, or device, one can speak of Top-Down and of Bottom-Up recursions. Both types of recursions are found in Pstar [25] . For instance, a typical time integration loop is shown in Algorithm 3. [25] for all i = 0, . . . The partial Gaussian Elimination procedure easily accommodates a hierarchical procedure. At a sub-circuit level we decompose the local matrix A in a UL-decomposition (which is due to ordering the terminal unknowns first)
Algorithm 3 The Main Pstar Recursions for time integration
Clearly:
usually, is not stored). After decomposition the matrix looks like
The Schur complement, A κ , is added to the parent level as B j A κ B T j .
DC Analysis
A basic analysis is to determine the steady-state, or DC, solution x DC , which solves j(x DC ) = 0. In fact many other analyses use as first step an implicit DC analysis. For instance, time integration is usually started by disturbing the DC-solution by time-dependent current or voltage sources. In this case no explicit initial solution is given.
In general the steady-state problem is a non-linear problem that is much harder to solve than an intermediate non-linear problem in a time integration procedure. Hence, in this case, the Newtonprocedure is combined with continuation methods (g min -stepping) and damping strategies. Even pseudo-transient procedures may be applied. Another problem that has to be dealt with is the occurrence of floating areas (areas that become decoupled when connecting capacitors are skipped). An analysis one particularly is interested in is fault analysis in which one studies the effect when a resistor is disturbed, or when it is replaced by an 'open' (R = 0) or by a short (g = 0). Note that the sparse matrix contribution of a linear resistor R(a, b) (with i = g * v) to the Jacobian matrix G also allows for efficient fault simulation by applying a so-called one-step relaxation [32] . The Sherman-Morrison-Woodbury formula [20] for expressing the inverse of a perturbed matrix in terms of the inverse of the unperturbed one, allows to re-use the last UL-decomposition of the Jacobian of the DC-analysis. For instance, for an open fault one introduces a defect of −gee T to the Jacobian and one may use the following expression for the inverse of the Jacobian
Note that fault analysis is a particular application of a more general sensitivity analysis. Here also the decomposition of the Jacobian is re-used, but in the case of the above matrix update a more accurate Jacobian is used than in the general procedure for sensitivity analysis.
Time Integration
In circuit design, Transient Analysis is most heavily used. Consequently, there is a constant interest in methods that offer better performance with respect to robustness as well as to reduction of CPUtime. Because the underlying circuit equations are Differential-Algebraic Equations (DAE), an issue for robustness is how well the time integrator behaves when problems of higher index have to be treated: does reduction of the order of integration happen, and does one obtain consistent solutions (i.e. does the solution stay on the manifold defined by the algebraic conditions). Other points of interest are stability conditions [15] , and the damping behaviour along the imaginary axis. In fact one prefers no damping along a large part of the imaginary axis, but one insists on damping at infinity. Common methods for time integration of the Differential-Algebraic circuit Equations are the Backward Differentiation Formula (BDF) methods (see [19] to apply Runge-Kutta methods). BDF Methods do not suffer from reduction of the order of integration when applied to DAE's of higher index, and generate consistent solutions [33] . These and other properties, as e.g. variable stepsize control, made these methods very popular for circuit simulation, however at the cost of being conditionally stable when the order of integration exceeds 2. Improvements were looked for in combining BDF with the Trapezoidal Rule [18] (less damping), or in new methods, e.g. Implicit Runge-Kutta methods like Radau-methods [31] (3rd order Lstable Implicit Runge-Kutta methods with options for parallelism), or CHORAL [13] (embedded Rosenbrock-Wanner method of order "(2)3", stiffly accurate and L-stable). A 2nd order L-stable integration method with a so-called high pass filter along the imaginary axis that easily fits an environment developed for BDF-methods is described in [19] . A recent study on Modified Extended BDF methods [7] was also motifated by this. Other approaches, that start from a boundary-value problem point of view, are Generalized BDFmethods (GBDF) [5] , but these can be applied to initial-value problems as well. Parallelism for this last case is considered in [22] .
BDF, Trapezoidal Rule
Consider a linear s-step method to approximate q(t i , x i ) at t i = t 0 + i t by
with s ≥ 1, α 0 , α 1 , . . . , α s−1 ∈ Ê and β 0 , β 1 , . . . , β s ∈ Ê. Furthermore, α 2 0 + β 2 0 > 0. To satisfy the algebraic constraints at t i+s we will restrict ourselves to β s = 0. Assuming
Hence, at t i+s , (1) is approximated by an equation of the form
The DAE-nature implies that to be successful, the methods have to be implicit. The BDF integration methods and the Trapezoidal Rule immediately fit into the above formulation. The methods are robust and allow an elegant Local Truncation Error estimation based on the observation that
(for some constant C ′ k+1 ), where the Newton initialisation x (0) is predicted by extrapolation of appropriate order
which may be saved or is easily re-evaluated, and x(t i+s ) is approximated by the solution of the converged Newton process at time level t i+s . [Note that x ∈ Ker( ∂q ∂x ) may be omitted.] An alternative is to re-use the Jacobian of the Newton-Raphson process to scale the LTE back to x(t i+s ) − x (0) [29] . In both cases an upperbound with x(t i+s )−x (0) 2 2 arises as controlling quantity. Note that this includes both differences of nodal voltages and the added branch currents. In practice, one restricts oneself to estimate the LTE (t) for the nodal voltage unknowns only. Automatic control techniques [30] are of interest for obtaining results with reduced noise when varying parameters. 
Waveforms by the Trapezoidal Rule without P-stabilisation. 
Waveforms by the Trapezoidal Rule with P-stabilisation. We conclude this section with some remarks concerning the consistency of the solution x. Let P be a time-independent projector of maximum rank that does not depend on the solution with the property Pq(t, x) = 0 [19] . This immediately implies Pj(t, x) = 0. With this operator it is easily shown that the BDF methods (for which b j = 0, j = 0, ..., s − 1,) generate consistent solutions (i.e. they satisfy the algebraic constraints Pj(t i+s , x) = 0 at time level t i+s ), even in the presence of inconsistent solutions at previous time levels. This property is also exploited in the Trap-BDF2 method [18] . For BDF, even the order of integration is independent of the DAE-index [6, 33] . The well-known drawbacks are that the unconditionally stable methods are restricted to have at most integration order 2 and that these methods show too much damping along the imaginary axis.
The Trapezoidal Rule has no damping on i Ê, has integration order 2, but does generate a consistent solution at t i+s only when Pj(t i+s−1 , x) = 0, which assumes a consistent initialisation. The method shows reduction of convergence order with increasing DAE-index. With the operator P, a P-Stabilized Trapezoidal Rule can be formulated, that guarantees consistency:
The effect is easily demonstrated for a circuit with a DAE-index 2 unknown. Results are shown in Figure 3 . This approach easily generalizes to other linear multistep methods.
We finally note that after multiplying (2) with (I − P), the P-Stabilized Trapezoidal Rule shows a 2nd order time integration order for the equations in the Range of q.
Radau
In [31] , Implicit Runge-Kutta methods (IRK) were studied, in which each of the internal approximations could be computed concurrently on more processors. It is nice that the sequential costs of the methods are of the same order as those of codes based on BDF, whereas the methods benefit from the advantages of IRKs over BDF's: no order barrier (like Dahlquist's order barrier) and being a one-step method it allows easy change of stepsize and commodation with discontinuities. A two-stage Radau IIA method (a third order, L-stable IRK method) was studied more closely, based on re-using as much of Pstar's current time integration procedure (that, historically, was optimised for BDF-methods and Trapezoidal Rule time integration). The L-stable Radau IIA methods with s-stages have order 2s − 1. These Radau methods have the next time point t n as final stage level. This is of importance when dealing with DAE's: when all the algebraic equations are satisfied at all stage points, they are automatically satisfied in the step point in which case one automatically generates consistent approximations to the solution [12] . The particular two-stage Radau IIA method for
required one LU-factorization of dimension d per time step and two evaluations of the right-hand side function f per iteration of the non-linear solver. More precisely, the Radau IIA method is defined by where g, y n contain approximations at the time levels t n−1 + 1 3 h and t n , respectively, and
. Equation (4) may be solved by a modified Newton method (which can be proved to converge)
where J is the Jacobian matrix of f at some previous approximation. For each transformation Q,Ã = Q −1 AQ has the same complex pair of eigenvalues as A. Writing A =LŨ one considers B Q = QL Q −1 and one is interested in those matrices B Q that have only one double real eigenvalue. The above matrix B can even be obtained by a lower-triangular matrix Q. Note that B is lower-triangular and that only one matrix of size d × d has to be inverted. When dealing with more general matrices A of even size, the procedure above can be seen as a step when A is transformed to 2 × 2 block-diagonal form, in which case further parallelism can help to improve performance. However, no elegant implementation could be derived, that could easily deal with a datastructure that was tailored to a particular BDF-implementation. Clearly, actual implementation requires a significant effort and to really appreciate the results of the sequential algorithm, benchmarking against other methods (like MEBDF [7] ) or Trap-BDF2 [18] will be needed.
Rosenbrock-Wanner methods
In [13] embedded Rosenbrock-Wanner methods were studied more closely. The methods, being implicit Runge-Kutta methods, apply one Newton-Raphson iteration and accuracy control is based on controlling the time step. The method derived is tailored to the circuit equations, where evaluation of Jacobians is relatively cheap when compared to evaluation of the right-hand side. The order is "(2)3". The method is stiffly accurate, L-stable and shows moderate damping along a specified interval [−i ω, i ω]. Also one has damping for i ω when ω → ∞. As in the Radau case, implementation did not easily fit an existing BDF-datastructure. However, the properties are rather promising and it is worth to test the method on a large class of industrial problems. Of interest too is that these methods are basis in studying a multi-rate approach in which different stepsizes are used on different locations of the circuit, depending on the activity of the solution [2, 3] .
MEBDF
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x n−k In 1983, J. Cash proposed the Modified Extended BDF (MEBDF) method, which combines better stability properties and higher order of integration than BDF, but requires more computations per step [8, 9] . One timestep with the MEBDF method consists of three BDF steps and an evaluation step. This results in more work compared to BDF, but the order of integration increases with one for most circuits. This implies that for integration order 3 we normally apply the 3-step BDF method, while with the MEBDF method a 2-step method suffices. In [7] (see also [1] ) MEBDF was studied when applied to circuit equations. In particular, the focus was on the following quasi-linear DAE
where x(t) ∈ Ê m , t ∈ Ê and A is a constant m × m matrix. The steps in MEBDF are indicated in figure 4. For index 1 DAE's, the k-step MEBDF has integration order k + 1, while for index 2 DAE's, the order of the k-step MEBDF reduces to k [1, 7] . The k-step BDF method does not suffer from order reduction: in either case the k-step BDF has order k [33] . [7, 33] . Because BDF serves in predicting for the extrapolation point, MEBDF inherits this property from BDF. This is in contrast to, for instance, solutions obtained by using the Trapezoidal Rule. This property is important when visualizing results for problems with discontinuities. It is known that computing consistent initial values from the DC operating point only requires solving an additional linear system [10] . Another way of getting consistent initial values is integrating forward, till there is no influence of the (inconsistent) initial values and then integrating backward. The k-step MEBDF-methods are A-stable (see [15] ) for k ≤ 3, while for BDF this is restricted to the case k ≤ 2 [8] . Thus, these MEBDF-methods 'break' Dahlquist's Law [15] : we have higher order methods with unconditional stability. When applied to index-1 DAE's, the 3-step MEBDF-method has order 4 and is A-stable. When applied to index-2 DAE's, the order of integration reduces (modestly) to 3, but the method's stability property remains, which compares favourably to the 3-step BDF method. For k > 3, the k-step MEBDF-methods become conditionally stable, but also here the stability conditions are better than those for BDF. As a consequence, the MEBDF-methods are more suited for oscillatory problems than the BDFmethods [7, 9] . Concerning implementation, we note that the MEBDF methods use two BDF-approximations at two subsequent time points to improve the result at the first time point. The approach looks attractive because implementation may re-use existing BDF-based datastructures efficiently. In the Modified version, also the number of needed LU-factorizations is reduced to only 1. Variants also allow parallelism [11] . Before real implementation, a profound benchmarking on a large set of problems arising from circuit design is worth to be done [1] . Also the behaviour when applied to problems with delays needs to be studied.
Outlook and Conclusion
High-performance circuit simulation has to deal with a lot of challenges for which at this moment several pragmatic 'engineering' approaches are used and where a sound mathematical background is lacking. In fact simulation has to become orders faster and has to deal with circuits that are orders larger than met before. These days, circuit simulation becomes really mixed-signal analysis in which a large digital dominated circuitry is combined with a relatively small analog dominated one. In the digital part one can restrict oneself to less accurate compact models of transistors, while in the analog part one will insist on using accurate ones. The digital part is the area for model reduction, preferably done in the time domain. Here table-modeling is frequently encountered. By this combined approach in modeling we can speak of mixed-level simulation. In this paper we emphasized to exploit the hierarchical circuit description. It is of interest to recognize hierarchy even in flat circuit descriptions. The hierarchical formulation gives rise to a natural form of parallelism and also to successful application of bypassing those hierarchical branches that will behave nearly identical to similar ones that have already been treated before. To different sub-circuits multi-rate time integration schemes may be applied. In practice a balance between a hierarchical formulation and some flattened one has to be found (in the last one feed-back loops are treated correctly in a more natural way). Finally, in the analog part special techniques are needed for high-performance RF-simulation to deal with multi-tone problems. Here, interested progress is found in [19, 28, 26] . We also refer to the overview given in [14] .
